System Verilog Resources links
Recent updates on DDR4 and sv assertions
https://www.systemverilog.io/
Gentleman blog with good SV and UVM insights
https://blog.verificationgentleman.com/
Links are embedded in title Design Automation Algorithms for the NP-Separate VLSI Design Methodology
